

DESIGN AND IMPLEMENTATION OF ROBA MULTIPLIER IN DSP SYSTEMS

* GOLLAPALLI VEERENDRA, ** S NARASIMHULU

*MTech student, Dept of ECE, *SKU COLLEGE OF ENGINEERING AND TECHNOLOGY*, SK University Ananthapur, A.P, India. ** Assistant Professor, Dept of ECE, *SKU COLLEGE OF ENGINEERING AND TECHNOLOGY*, SK

University Ananthapur, A.P, India.

ABSTRACT:

In this paper, we propose an approximate multiplier that is high speed and energy efficient. The approach is to round the operands to the nearest exponent of two. This way the computational intensive part of the multiplication is omitted improving speed and power consumption at the price of a small error. The proposed approach is applicable to both signed and unsigned multiplications. We propose three hardware implementations of the approximate multiplier that includes one for the unsigned and two for the signed operations. The efficiency of the proposed multiplier is evaluated by comparing its performance with those of some approximate and accurate multipliers using different design parameters. In addition, the efficacy of the proposed approximate multiplier is studied in two image processing applications, i.e., image sharpening and smoothing.

Key words: ROBA, Multiplier, XOR, High speed, Power.

1. INTRODUCTION:

Multipliers are one of the most significant blocks in computer arithmetic and are generally used in different digital signal processors. There is growing demands for high speed multipliers in different applications of computing systems, such as computer graphics, scientific calculation, and image processing and so on. Speed of multiplier determines how fast the processors will run and designers are now more focused on high speed with low power

Volume XIII, Issue III, 2021

September



consumption. The multiplier architecture consists of partial а generation partial product stage, product reduction stage and the final addition stage. The partial product reduction stage is responsible for a portion of the total significant multiplication delay, power and area. Therefore, in order to accumulate partial products, compressors usually implement this stage because they contribute to the reduction of the partial products and also contribute to reduce the critical path which is important to maintain the circuit's performance. This is accomplished by the use of 3-2, 4-2, 5-2 compressor structures. A 3-2 compressor circuit is also known as full adder cell. As these compressors are used repeatedly in larger systems, improved design will contribute a lot towards overall system performance. The internal structure of compressors is basically composed of XOR- XNOR gates and multiple The XOR-XNOR xers.

ISSN : 2057-5688

circuits are also building blocks in various circuits like arithmetic circuits, multipliers, compressors, parity checkers, etc. Optimized design of these XOR-XNOR gates can improve the performance of multiplier circuit. In present work, a new XOR- XNOR module has been proposed and 4-2 compressor has been implemented using this module. Use proposed circuit in partial product accumulation reduces transistor count as well as power consumption.

However, the design of approximate multipliers has received less attention. Multiplication can be thought as the repeated s um of partial products; however. the straightforward application of approximate adders when designing an approximate multiplier is not viable, because it would be very inefficient in terms of precision, hardware complexity and other performance metrics. Several approximate multipliers have been proposed. Most of these designs use a

Volume XIII, Issue III, 2021

September



truncated multiplication method; they estimate the least significant columns of the partial products as a constant. An imprecise array multiplier is used for neural network applications by omitting some of the least significant bits in the partial products (and thus removing some adders in the array). A truncated multiplier with a correction constant is proposed.

2. LITERATURE SURVEY:

In this section, some of the previous works in the field of approximate multipliers are briefly reviewed. In[3], an approximate multiplier and an approximate adder based on a technique named brokenarray multiplier (BAM) were proposed. By applying the BAM approximation method of [3] to the conventional modified Booth multiplier, an approximate signed Booth multiplier was presented in [5]. The approximate multiplier provided power consumption savings from 28%

ISSN: 2057-5688

to 58.6% and area reductions from 19.7% to 41.8% for different word lengths in comparison with a regular Booth multiplier. Kulkarni et al. [6] suggested an approximate multiplier consisting of a multiplier of 2×2 inaccurate building blocks that saved the power by 31.8%–45.4% over an accurate multiplier. An approximate 32-bit multiplier signed for speculation purposes in pipelined processors was designed in [7]. It was 20% faster than a full-adder-based multiplier while having tree а probability of error of around 14%. The use of approximate multipliers in image processing applications, which leads reductions in to power consumption, delay, and transistor count compared with those of an exact multiplier design, has been discussed in the literature. In [10], an accuracyconfigurable multiplier architecture (ACMA) was suggested for errorresilient systems. To increase its throughput, the ACMA made use of a

Volume XIII, Issue III, 2021

September



technique called carry-in prediction that worked based on а logic. When precomputation compared with the exact one, the proposed approximate multiplication resulted in nearly 50% reduction in the latency by reducing the critical path. Also, Bhardwaj et al. [11] presented an approximate Wallace tree multiplier (AWTM). Again, it invoked the carry-in prediction to reduce the critical path.

3. EXISTING SYSTEM

In existing system, we propose an estimated multiplier that is rapid yet vitality effective. The methodology is to round the operands to the closest example of two. Along these lines the computational escalated some portion duplication excluded of the is improving velocity and vitality utilization at the cost of a little blunder. The methodology is relevant both marked and unsigned to augmentations. We propose three

ISSN : 2057-5688

equipment executions of the rough multiplier that incorporates one for the unsigned and two for the marked tasks. The hardware architecture of 2X2, 4x4 and 8x8 bit Vedic multiplier module are displayed in the below sections. Here, "Urdhva-Tiryagbhyam" (Vertically and Crosswise) sutra is used to propose architecture for such the multiplication of two binary numbers. The beauty of Vedic multiplier is that here partial product generation and additions done concurrently. are Hence, it is well adapted to parallel processing. The feature makes it more attractive for binary multiplications. This in turn reduces delay, which is the primary motivation behind this work.



Volume XIII, Issue III, 2021

September



Fig.3.1. Block Diagram of 8x8 bit Vedic Multiplier.

4. PROPOSED SYSTEM:

The proposed approximate multiplier, area efficient, is which is also modifying constructed by the conventional multiplication approach algorithm level assuming at the rounded input values. We call this rounding-based approximate (RoBA) multiplier. The proposed multiplication approach is applicable both signed and unsigned to for which multiplications three optimized architectures are presented. The efficiencies of these structures are assessed by comparing the delays, power and energy consumptions, energy-delay products (EDPs), and areas with those of some approximate and accurate (exact) multipliers. The contributions of this project can be summarized as follows:

1. Presenting a new scheme for RoBA multiplication by modifying the

conventional multiplication approach;
2. Describing three hardware architectures of the proposed approximate multiplication scheme for sign and unsigned operations.

To negate values, which have the two's complement representation, the corresponding circuit based on TX +1 should be used. To increase the speed of negation operation, one may skip the incrementation process in the negating phase by accepting its associated error. As will be seen later, the significance of the error decreases as the input widths increases. In this project, if the negation is performed (approximately), the exactly implementation is called signed RoBA (S-RoBA) multiplier [approximate S-RoBA (AS-RoBA) multiplier]. In the case where the inputs are always positive, to increase the speed and reduce the power consumption, the sign detector and sign set blocks are omitted from the architecture, providing us with the

ISSN : 2057-5688

Volume XIII, Issue III, 2021

September



architecture called unsigned RoBA (URoBA) multiplier. In this case, the output width of the rounding block is n +1 where this bit is determined based on Ar $[n] = A[n-1] \cdot A[n-2]$. This is because in the case of unsigned 11x . . . x (where x denotes do not care) with the bit width of n, its rounding value is 10...0 with the bit width of n + 1. Therefore, the input bit width of the shifters is n + 1. However, because the maximum amount of shifting is n - 1, 2n is considered for the output bit width of the shifters.

The proposed design is simulated and synthesized using XILINX ISE design suit. And implemented on FPGA SPARTAN 3E.The RTL (Register Transfer Logic) can be viewed as black box after synthesize of design is made. It shows the inputs and outputs of the system. By double-clicking on the diagram we can see gates, flipflops and MUX.

ISSN: 2057-5688



Fig.4.1. RTL schematic diagram.



Fig.4.2. Simulation Results.

PARAMETER	EXISTING SYSTEM	PROPOSED SYSTEM
DELAY(ns)	22.950	21.41
NO.OF LUT'S	190	156

5. CONCLUSION:

In this paper, we proposed a high-speed yet energy efficient approximate multiplier called RobA multiplier. The proposed multiplier, which had high accuracy, was based

September



on rounding of the inputs in the form of 2n. In this way, the computational intensive part of the multiplication was omitted improving speed and energy consumption at the price of a small error. The proposed approach was applicable to both signed and unsigned multiplications. Three hardware implementations of the approximate multiplier including one for the unsigned and two for the signed operations were discussed. The efficiencies of the proposed were multipliers evaluated by comparing them with those of some accurate and approximate multipliers using different design parameters. The results revealed that, in most (all) the **RoBA** multiplier cases, architectures outperformed the corresponding approximate (exact) multipliers. This work is extended to implement fir filter using ROBA multiplier. It offers great advantage in the reduction of delay.

ISSN : 2057-5688

[1] M. Alioto, "Ultra-low power VLSI circuit design demystified and explained: A tutorial," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 1, pp. 3–29, Jan. 2012.

[2] V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, "Low-power digital signal processing using approximate adders," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 32, no. 1, pp. 124–137, Jan. 2013.

[3] H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas, "Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft computing applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 4, pp. 850–862, Apr. 2010.

[4] R. Venkatesan, A. Agarwal, K.
Roy, and A. Raghunathan,
"MACACO: Modeling and analysis of circuits for approximate computing," in Proc. Int. Conf.
Comput.-Aided Design, Nov. 2011, pp. 667–673.

REFERENCES:

Volume XIII, Issue III, 2021

September



[5] F. Farshchi, M. S. Abrishami, and S. M. Fakhraie, "New approximate multiplier for low power digital signal processing," in Proc. 17th Int. Symp. Comput. Archit. Digit. Syst. (CADS), Oct. 2013, pp. 25–30.

[6] P. Kulkarni, P. Gupta, and M. Ercegovac, "Trading accuracy for power with an underdesigned multiplier architecture," in Proc. 24th Int. Conf. VLSI Design, Jan. 2011, pp. 346–351.

[7] D. R. Kelly, B. J. Phillips, and S. Al-Sarawi, "Approximate signed binary integer multipliers for arithmetic data value speculation," in Proc. Conf. Design Archit. Signal Image Process., 2009, pp. 97–104.

[8] K. Y. Kyaw, W. L. Goh, and K. S.
Yeo, "Low-power high-speed multiplier for error-tolerant application," in Proc. IEEE Int. Conf.
Electron Devices Solid-State Circuits (EDSSC), Dec. 2010, pp. 1–4.

[9] A. Momeni, J. Han, P. Montuschi, and F. Lombardi, "Design and analysis of approximate compressors for multiplication," IEEE Trans. Comput., vol. 64, no. 4, pp. 984–994, Apr. 2015.

[10] K. Bhardwaj and P. S. Mane, "ACMA: Accuracy-configurable multiplier architecture for errorresilient system-on-chip," in Proc. 8th Int. Workshop Reconfigurable Commun.-Centric Syst.-Chip, 2013, pp. 1–6.

Volume XIII, Issue III, 2021

September

http://ijte.uk/

547

ISSN: 2057-5688