

Design & Analysis of 64-Bit Vedic Multiplier for Low Power Applications.

D. Priyanka, R.L.B.R. Prasad Reddy, Y Suneel Kumar

PG Student, Dept of ECE, SITS, Kadapa, AP, India

Associate professor, Dept of ECE, SITS, Kadapa, AP, India

Assistant professor, Dept of ECE, SITS, Kadapa, AP, India

LABSTRACT

These days as a result of the creating interest for additional creating processor execution in managing the confounded computations and multi working making the all-processor focuses will organize on single chip. In spite of the way that the load on the processor isn't decreasing. To diminish this we should give the coprocessor to supporting assignments done by essential processor, these coprocessors will perform numeric action like extension, increment, DSP application, etc. The speed of the processor will depend upon the speed of the coprocessors. Vedic math is the outdated kind of science which are having momentous technique of 16 recipes to find course of action of various application in the speedy way. The paper gives the nuances of a 64-bit vedic multiplier setup considering Vedic Sutras like Urdhva Tiryakbhyam. The results show that the vedic sutras are important for increment action. The calculating module did is best similarly as concede decline because of vedic sutras. Here we are arranging a 64-cycle vedic which relied upon these maths using Verilog HDL and organized in Xilinx ISE , found that it's having updated execution.

II.INTRODUCTION

One of the numerical undertakings is extending one number by another. Rehearses like duplication are by and large required limits, in a little while

executed in two or three DSPs for applications like convolution, FFTs, channels and ALU (Number-retrying Reasoning Unit) of Chip. A conflictingly leaned toward action is advancement, collecting multiplier with diminished delay and helpful power use is goliath. Math calculations are working for unequivocal undertakings considering from critical routine work like counting or making to state of the art science and business evaluations. In this way, there is earnest of a speedy and convincing sorting out unit in workstations. Pack Addition takes less time when meandered from the midway thing dubious calculation structure. The suspension sat back expected for the signs on to go through the doorways of expansion pack . Limit multiplier uses enormous corner loads for multiplier plans and models evaluations with prime speed that truly demands parti - al add and lacking convey registers. Two n-digit operands increment using a radix-4 relief recording multiplier factor needs around n-bits/(2k) clock cycles to get part of the possible result, where k presentations how much corner recorder snake stages. Urdhva Tiryakbhyam Sutra based "Vertical transversely Estimation" can be used to design progressed multiplier like the Show multiplier. The old formula(sutra) gives the technique for finding delayed consequence of $N \times N$, of N bits each multiplicand by investigating more unnoticeable bits of size $(N/2 = n$, say. These parts will again be isolated into extra humble

numbers ($n/2$ each) until it will all over show up at 2×2 size. Accordingly, it is streamlining the improvement into tree like plan.

III. LITERATURE SURVEY

P. Choppala, V. Gullipalli, M. Gudivada and B. Kandregula, "Plan of Region Productive, Low Power, Rapid and Going all out Crossover Multipliers," 2021 Worldwide Gathering on Registering, Correspondence, and Clever Frameworks (ICCCIS), 2021, pp. 929-934. The multiplier is the most crucial unit of a number shuffling circuit which is fantastically used in cutting edge taking care of units and a couple of composed circuits. The viability of a taking care of unit is assessed by its speed and power usage. The multiplier circuit incorporates a wide use of adders that generally add to its hardware multifaceted design and in this manner is a critical bottleneck to speedy taking care of and moreover consumes high power. Subsequently it becomes fundamental to additionally foster speed and reduce power use in the multiplier module. The customary multipliers executed using the CMOS and GDI propels and their mix structures, however showing additionally created speed and low power use, really experience the evil impacts of high hardware multifaceted nature.

M. Munawar et al., " Low Power and Fast Dadda Multiplier utilizing Convey Select Viper with Parallel to Abundance 1 Converter," 2020 Global Meeting on Arising Patterns in Shrewd Advancements (ICETST), pp. 1-4, 2020. As the computerized electronic frameworks are getting

better with the progression in innovation step by step; there is a need to fabricate quicker and more power-proficient multipliers, which are the significant structure block in the vast majority of the computerized handling frameworks. Dadda tree multiplier is one of the compelling multipliers consuming low power and very quicker than different multipliers for example Vedic, Wallace and corner radix4 multiplier.

IV. VEDIC MATHEMATICS

"Vedic" is gotten from "Veda" and that implies the storage facility of all information. Vedic math is principally founded on 16 Sutras (or apothegms) managing different parts of science like number-crunching, variable based math, calculation and so on.

DESIGN IMPLEMENTATION

The 2×2 piece multiplier is acquired by "Vertical-across Calculation" taking into account Urdhva Tiryakbhyam Sutra. The really 2×2 piece multiplier is coordinated first using verilog code and a short period of time later, 4×4 blocks were coordinated using 2×2 blocks further 8×8 pieces multiplier from 4-digit multiplier blocks and unquestionably Expansion of 16×16 piece is gained with obvious 16-cycle multiplier.




FIG: 1 2×2 vedic multiplier

RTL Schematic Diagrams of Vedic Multiplier

The under figure-5, is the RTL Schematic chart of 64x64 multiplier using Vedic Science Here a, b are the commitments of the 64-bit multiplier and out is the outcome.




FIG: 2 4x4 vedic multiplier




FIG: 5 Schematic Diagrams 64-Bit Vedic Multiplier.




FIG: 3 8x8 vedic multiplier




FIG: 6 RTL Internal diagram of 64-Bit Vedic Multiplier.




FIG: 4 64X64 Vedic Multiplier




FIG:7 RTL Internal diagram of Vedic 32x32 Multiplier.

FIG:9 RTL Internal diagram of Vedic 8x8 Multiplier.




FIG:10 RTL Internal diagram of Vedic 2x2 Multiplier.




FIG:8 RTL Internal diagram of Vedic 16x16 Multiplier.

V. Simulation Result of Vedic multiplier

Name	Value	0 ns	50 ns	100 ns	250 ns	500 ns	100 ns	150 ns	200 ns
out[31:0]	233910	0	0	0	0	0	0	0	0
out[63:32]	0	0	0	0	0	0	0	0	0

FIG:11 Simulation result of 64-Bit Vedic Multiplier.

The above diagram-11, is the simulation result of final output here we have given input a=345 and b=678 then output out =233910 this output is verified according to inputs in this way Vedic multiplier multiplies 64-bit numbers. The inputs we can give in the binary form also with selecting binary format then we have to select output as binary form.

CONCLUSION

In this paper 64 bit vedic mathematics has implemented using vedic sutras. In this we are

using vedic sutra - that is Urdhva Tiryakbhyam. This sutra is based up on vertical cross-coupled algorithm. By using this sutra , the multiplication process will be done in simple way and its consumes less time too, when compare to other multiplier. In this we are using addition, subtraction , multiplier(vedic multiplier) are connect to mux it will be operate by control unit. The modules planned utilizing Vedic math are confirmed through Xilinx ISE.

REFERENCE

- [1] Parameshwara, M.C., "Approximate full adders for energy efficient image processing applications" *Journal of Circuits, Systems and Computers*, vol. 30, issue 13, pp.1-17, Oct. 2021. [2] P. Choppala, V. Gullipalli, M. Gudivada and B. Kandregula, "Design of Area Efficient, Low Power, High Speed and Full Swing Hybrid Multipliers," 2021 International Conference on Computing, Communication, and Intelligent Systems (ICCCIS), 2021, pp. 929-934.
- [3] A. Jain, S. Bansal, S. Khan, S. Akhter and S. Chaturvedi, "Implementation of an Efficient $N \times N$ Multiplier Based on Vedic Mathematics and Booth-Wallace Tree Multiplier" 2019 International Conference on Power Electronics, Control and Automation (ICPECA), 2019, pp. 1-5.
- [4] M. Munawar et al., "Low Power and High Speed Dadda Multiplier using Carry Select Adder with Binary to Excess-1 Converter," 2020 International Conference on Emerging Trends in Smart Technologies (ICETST), pp. 1-4, 2020.
- [5] Parameshwara, M.C., Nagabushanam, M. "Novel low quantum cost reversible logic based full adders for DSP applications. " *International Journal of Information Technology*. 2021, vol. 13, pp.1755–1761.
- [6] C.W.Tung and S.H. Huang, "A High-Performance Multiply- Accumulate Unit by Integrating Additions and Accumulations into Partial Product Reduction Process," in *IEEE Access*, vol. 8, pp. 87367-87377, 2020.
- [7] K. B. Jaiswal, Nithish Kumar V, P. Seshadri and Lakshminarayanan G, "Low power Wallace tree multiplier using modified full adder," 2015 3rd International Conference on Signal Processing, Communication and Networking (ICSCN), pp. 1-4, 2015. [8] S. Venkatachalam and S. Ko, "Design of Power and Area Efficient Approximate Multipliers," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 25, no. 5, pp. 1782-1786, May 2017.
- [9] P. Yadav, A. Pandey, M. R. K., R. P. K.J., V. M.H. and N. K. Y.B., "Low Power Approximate Multipliers with Truncated Carry Propagation for LSBs," 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 500-503, 2018.
- [10] Xiong, X., Lin, M. "Low Power 8-Bit Baugh-Wooley Multiplier Based on Wallace Tree Architecture," In: Sobh, T., Elleithy, K. (eds) *Emerging Trends in Computing, Informatics, Systems Sciences, and Engineering. Lecture Notes in E*.
- [11] N. Kumar M., R. S. Adithyaa, B. Kumar D. and T. Pavithra, "Design Analysis of Wallace Tree based Multiplier using Approximate Full Adder and Kogge Stone Adder," 2020 6th International Conference on Advanced Computing and

Communication Systems (ICACCS), pp. 612-616, 2020.

[12] Behrooz Parhami, "Variations in Multipliers," in *COMPUTER ARITHMETIC Algorithms and Hardware Designs II*. New York, NY, USA: Oxford University Press, pp. 242-244, 2010.

[13] Z. Gu and S. Li, "Optimized Interpolation of Four-Term Karatsuba Multiplication and a Method of Avoiding Negative Multiplicands," in *IEEE*

Transactions on Circuits and Systems I: Regular Papers, vol. 69, no. 3, pp. 1199-1209, March 2022.

[14] M. Heidarpur and M. Mirhassani, "An Efficient and High-Speed Overlap-Free Karatsuba-Based Finite-Field Multiplier for FPGA Implementation," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 29, no. 4, pp. 667-676, April 2021.