INTERNATIONAL JOURNAL OF TECHNO-ENGINEERING
IJTE
ISSN: 2057-5688

Design & Analysis of Reconfigurable Clock Rate Based 128-Bit Synchronous Binary Counter.

P. SRAVANI, G. LAKSHMI DEVI

PG student, dept of ECE, SITS, Kadapa, Ap, India

Assistant professor, Dept of ECE, SITS, Kadapa, AP, INDIA

ABSTARCT

In this work, another expedient improvement for created matched counting, which has an irrelevant counting period for supportive counters. In different applications, a simultaneous twofold counter makes a big difference to be practical and handle a wide piece width, media correspondences, clock dividers and watchman canine watches to be fast and sponsorship a colossal piece width. Notwithstanding, a large portion of the past counters are associated with a restricted counting rate because of huge fan-outs and long convey chains, particularly when the counter size isn't don't anywhere near anything. To chop down the postponement, power and change the recollecting velocity of the course of action for stand apart from the continuous the Reconfigurable Clock Rate based 64-digit Made Matched Counter is presented. The proposed reconfigurable clock rate based 128-cycle made equivalent counter purposes a twofold counter and a clock divider to diminish the intricacy, duplication delay conveyed by fan-outs, power use, with an expansion in rehash. The proposed Reconfigurable Clock Rate Based 128-cycle Made Twofold Counter is dismantled, executed, checked and showed up contrastingly corresponding to the continuous 64-digit Simultaneous Matched Counter. In the proposed reconfigurable clock rate based 128-digit worked with matched counter,

I) Power use is diminished

ii) Deferral is diminished .

iii) overall Power Concede thing is decreased .

right when separated and existing 64-cycle reconfigurable Simultaneous Matched Counter. Any spot this proposed plan is utilized in the applications like guardian canine clock, evaluation structures, the obligation of such planning declines the power postpone thing and hence accomplishing ideal power use and deferral.

INTRODUCTION

In various applications, including assessment structures, easy to-mechanized converters, repeat dividers, stage locked-circle repeat synthesizers, and others, a counter is one of the fundamental parts that is used. It is as of now a large part of the time vital to design a quick, wide counter that maintains a consistent counting rate paying little brain to counter gauge due to continuous degrees of progress in the applications. In any case, the size and the including rate are conflicting considering the way that as the counter size increases, it requires greater investment for a pass on to spread from a low-demand spot to a high-demand bit. Nonconcurrent counters, generally called grow counters, can be executed with an insignificant

ISSN: 2057-5688

number of reasoning entryways, yet since the flip-flops (F/Fs) are related with a couple of clock hails, the complete deferral invited on by expand inciting achieves misdirecting yields for a compact time span. Right when the counter size is tremendous, the step by step growing impact gets more significant and can be imperative explicitly applications where a predictable counting number is required. A concurrent twofold counter can be used to come by a reliable equal outcome. The wave convey counter, which interfaces the do of a tiny smidgen snake to the convey in of the subsequent stage, is the most principal sort of facilitated counter. Since the convey signal is reliably undulated into the going with stage, the chain of convey signals is known as a wave convey chain. The excessively long convey expansion activated by the convey chain is the significant variable confining the speed gather the convey chain. The convey chain's really long convey expansion is the fundamental driver of composed counters' drowsy speed. Various procedures that were made for fast adders have similarly been used to make speedy counters. A convey lookahead circuit was used rather than the ordinary twofold counter's wave pass bind on to accelerate generally. Besides, a statelookahead geology was utilized in to break the convey chain by adding D F/Fs, avoiding the undulating, and an ever-evolving Manchester convey chain was used for convey causing in. By using a tree, the convey chain was developed. Since the convey signal is reliably undulated into the going with stage, the chain of convey signals is known as a wave convey chain. The excessively long convey expansion activated by the convey chain is the significant variable confining the speed gather the convey chain. As opposed to the twofold progression, a counter with a steady clock period can be made by using a state generator expecting quick organized counting is all things needed. For example, a pipelined convey spread chain was shown in by using systolic plans, in spite of the way that it twice how much hardware complexity and the amount of F/Fs required. Utilizing an immediate analysis shift register (LFSR) is an elective strategy for grasping a state generator, yet it requires the thought of enormous extra equipment to fundamentally impact the state solicitation to a twofold worth and addition the amount of states to a power of two. In switch convey expansion, one more convey spread methodology, was familiar in with achieve both reliable delay and twofold course of action. Since the convey signal is reliably undulated into the going with stage, the chain of convey signals is known as a wave convey chain.

LITERATURE SURVEY

Constant-Time Synchronous Binary Counter With Minimal Clock Period.

A coordinated double counter is one of the fundamental parts generally utilized in VLSI plan, and being quick and backing a wide piece width in numerous applications is required. In any case, the majority of the past counters are related with a restricted counting rate because of enormous fan-outs and long convey chains, particularly when the counter size isn't little. This brief proposes another quick construction for simultaneous twofold counting, which has a negligible counting period for down to earth counter sizes going from 8 to 128 pieces. We initially take on a 1-digit Johnson counter to lessen the general equipment intricacy, and afterward copy the 1-cycle Johnson counter to diminish the engendering postpone brought about

ISSN: 2057-5688

by huge fan-outs. Execution results demonstrate the way that the proposed plan can be acknowledged with few flip-flops, which is practically straight to the counter size, and it works at a clock recurrence of 2GHz in a 65nm CMOS innovation, being restricted simply by the counting pace of the most un-huge piece.

Solid Single-Arm Lock Comparator with Decreased Power Utilization.

These days, high velocity comparators are utilized in simple to electronic converters that movement and digitize the direct signs. It is urgent to consider and additionally foster different components like speed, delay, offset voltage and power use. To furthermore encourage deferral, district and power use major areas of strength for an arm catch comparator is proposed here. It utilizes low limit voltage semiconductors (LVT) for speedy exchanging activity, which lessens the delay. The standard single tail comparator, existing solid arm catch comparator and proposed solid single-arm lock comparator are finished utilizing Beat Virtuoso at 45 nm advancement with supply voltage of 0.5 V. The ascension and fall season of the proposed solid single-arm catch comparator are accepted to be indistinguishable with the worth of 15 ps, which makes it an even circuit. This is accomplished utilizing assessing of the MOSFETs. In the proposed solid single-arm lock comparator the I) by and large speed is stretched out by 53.27% and 85.29% ii) delay is diminished by 30.75% and 45.96% iii) offset voltage is reduced by 58.11% and 23.6% fundamentally and 11.11% and 8% hypothetically iv) power utilization is diminished by 91.6% and 96.16% v) area is decreased by 97.37% and 94.15% in relationship with a continuous solid arm catch comparator and regular single tail comparator autonomously.

Using variable clocking to reduce leakage in synchronous circuits.

There is a developing interest for elite execution, low-power frameworks, especially in versatile gadgets. New ways to deal with configuration are required in advancements with highlight sizes of 90 nm and underneath to lessen spillage power and to manage process varieties, which force architects to utilize progressively moderate postpone assessments. This paper presents a variable clock generator for an expectedly planned simultaneous circuit center. The clock recurrence changes consequently to between and intra-chip cycle, voltage and temperature varieties, making it conceivable to plan the circuit accepting normal as opposed to most pessimistic scenario conditions. The subsequent circuit utilizes many less rapid, low-voltage-limit cells, and thusly has fundamentally diminished spillage power. Post-design test results on a 32-digit microchip executed in 90-nm innovation showed 10X less spillage and 19% less unique power while working under regular circumstances, contrasted with a traditional, fixed-recurrence execution. The framework is practical under all PVT corners.

METHODOLOGY

Counters:

In modernized reasoning and figuring, a counter is a contraption which stores (and now and again shows) the times a particular event or cycle has occurred, habitually in relationship to a clock signal.

Counters Types:

INTERNATIONAL JOURNAL OF TECHNO-ENGINEERING
IJTE
ISSN: 2057-5688

In contraptions, counters can be executed successfully using register-type circuits like the flip-flop, and a wide variety of plans exist, e.g:

- Asynchronous (ripple) counters.
- Synchronous counters.
- Johnson counters.
- Decade counters.
- Up-Down counters.
- Ring counters.

Synchronous counters

Where a consistent count regard is huge across a couple of pieces, which is what is going on in most counter systems, facilitated counters are used. These in like manner use goes this way and that, either the D-type or the more muddled J-K sort, but here, each stage is planned meanwhile by a normal clock signal. Reasoning doorways between each period of the circuit control data stream starting with one stage then onto the next with the objective that the ideal count lead is perceived. Synchronous counters can be planned to count up or down, or both as shown by a heading input, and may be presetable through a lot of equivalent "jam" inputs. Most kinds of gear based counter are of this sort. A clear way to deal with doing the reasoning for each piece of a climbing counter (which is shown in the image aside) is for each part of flip when the less colossal pieces are all at a reasoning high state. For example, bit 1 switches when bit 0 is reasoning high; bit 2 switches when both piece 1 and contact 0 are reasoning high; bit 3 switches when bit 2, cycle 1 and contact 0 are high; etc.

BINARY COUNTING

To change a parallel number over completely to a decimal, we utilize a basic framework. Every digit, or 'piece' of the paired number addresses a force of two. All you want to do to change over from parallel to decimal is include the material powers of 2. In the model beneath, we find that the parallel number 10110111 is equivalent to 183. The graph likewise shows that eight pieces make up what is known as a byte. Snack are the upper or lower four pieces of that byte. Alluding to snack and bytes are valuable while managing other number frameworks, for example, hexadecimal, which is base 16.



Timing Diagram:



PROPOSED IMPLEMENTATION

The beneath figure-1, is the RTL Schematic outline of Reconfigurable clock rate based 128-Cycle Coordinated Double Counter. Here clk, rst, count, sel1,sel2,sel3 are the contributions of the 128-digit

INTERNATIONAL JOURNAL OF TECHNO-ENGINEERING
IJTE
ISSN: 2057-5688

coordinated Twofold Counter and Out1,Out2,Outt3 is the results.



FIG: 1 Schematic Diagrams Reconfigurable clock rate based 128-Bit Synchronous Binary Counter.



FIG: 2 RTL Internal diagram of Reconfigurable clock rate based 128-Bit Synchronous Binary Counter.

RESULT

The plan method for the multipliers comprises of getting the info coefficients. For the Reconfigurable clock rate based 128-Digit Simultaneous Double Counter structure. The program for the execution is written in Verilog-HDL and reproduced utilizing Xilinx 14.7 Test system.



FIG:3 Simulation result of Reconfigurable clock rate based 128-Bit Synchronous Binary Counter.

The Proposed reconfigurable clock rate based 128-digit simultaneous parallel counter purposes a Double counter and a clock divider to diminish the intricacy of the general equipment, engendering delay created by power utilization. This clock divider is applied to the 128-bit Simultaneous Paired Counter displayed in Fig. 3 .

CONCLUSION

The need of high rehash and making tolerability of the counters are the vital necessities for applications in VLSI. The standard made matched counter has higher suspension, power, and by and large eccentricism. To additionally diminish causing deferral and power use in the 128-digit worked with practically identical counter and to work on all around intricacy, the reconfigurable clock rate based 128-cycle simultaneous twofold counter is proposed. Clock divider is utilized in the proposed reconfigurable clock rate based worked with indistinguishable counter.

REFERENCE

[1] Yujin Hyun, In-Cheol Park, “Constant-Time Synchronous Binary Counter with Minimal Clock Period”, IEEE Transactions on Circuits and

ISSN: 2057-5688

Systems- II: Express Briefs, Vol. 68, No. 7, July 2021.

[2] Resham Singh, Kirti S. Pande, "4-bit Counter Using High-Speed Low-Voltage CML D-Flipflops", 2018 International Conference on Communication and Electronics Systems (ICCES), doi: 10.1109/CESYS.2018.8724052.

[3] Dhirubhai, Limbasiya Mohit and Kirti S. pande, "Critical Path Delay Improvement in Logic Circuit Operated at Subthreshold Region", 2019 International Conference on Communication and Electronics Systems (ICCES), doi:10.1109/icces45898.2019.9002233 [4] Gurram Jithin, G. B. V. S. V Prasad, J. V. N Sai Krishna and Kirti S. Pande, "Strong Single-Arm Latch Comparator with Reduced Power Consumption", 2021 Fourth International Conference on Electrical, Computer and Communication Technologies (ICECCT), doi: 10.1109/ICECCT52121.2021.9616971 .

[5] S. Anusha, Bommidi Shivanath Nikhil, K Sai Manoj and Kirti S. Pande, "MTCMOS 8T SRAM Cell with Improved Stability and Reduced Power Consumption", 2021 IEEE International Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics , doi: 10.1109/DISCOVER52564.2021.9663628 .

[6] P Swetha, P Sai Meghana, Jonnala Charisma and Kirti S. Pande, "Speed Improvement in SRAM Cell Using Transmission Gates", 2020 IEEE International Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics, doi: 10.1109/DISCOVER50404.2020.9278104

[7] Rajani Suthar, N.S. Murty and Kirti S. Pande, "Leakage Reduction in DT8T SRAM Cell Using Body Biasing Technique", 2017 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS), doi: 10.1109/iNIS.2017.51.

[8] Toosizadeh, Navid Zaky, Safwat G, and Zhu Jianwen, "Using variable clocking to reduce leakage in synchronous circuits", 2010 IEEE International Conference on Computer Design (ICCD 2010), doi:10.1109/iccd.2010.5647716.

[9] Tierno, Jose Rylyakov, Alexander Friedman, Daniel Chen, Ann Ciesla, Anthony Diemoz, Timothy English, George Hui, David Jenkins, Keith Muench, Paul Rao, Gaurav Smith, George Sperling, Michael Stawiasz and Kevin, "A DPLL-based per core variable frequency clock generator for an eight-core POWER7 microprocessor", 2010 IEEE Symposium on VLSI Circuits Symposium on VLSI Circuits, doi:10.1109/vlsic.2010.5560342.

[10] Pontikakis, Bill Bui, Hung Tien Boyer, Francois Raymond and Savaria, "A Low-Complexity High-Speed Clock Generator for Dynamic Frequency Scaling of FPGA and Standard-Cell Based Designs", 2007 IEEE International Symposium on Circuits and Systems, doi: 10.1109/iscas.2007.378817